MEMORY DEVICE BASED ON
HETEROSTRUCTURES OF
FERROELECTRIC AND
TWO - DIMENSIONAL MATERIALS by Sinitskii, Alexander et al.
University of Nebraska - Lincoln 
DigitalCommons@University of Nebraska - Lincoln 
Faculty Publications, Department of Physics 
and Astronomy Research Papers in Physics and Astronomy 
2018 
MEMORY DEVICE BASED ON HETEROSTRUCTURES OF 
FERROELECTRIC AND TWO - DIMENSIONAL MATERIALS 
Alexander Sinitskii 
Lincoln, NE, sinitskii@unl.edu 
Alexei Grouverman 
Lincoln, NE 
Alexey Lipatov 
Lincoln, NE 
Follow this and additional works at: https://digitalcommons.unl.edu/physicsfacpub 
Sinitskii, Alexander; Grouverman, Alexei; and Lipatov, Alexey, "MEMORY DEVICE BASED ON 
HETEROSTRUCTURES OF FERROELECTRIC AND TWO - DIMENSIONAL MATERIALS" (2018). Faculty 
Publications, Department of Physics and Astronomy. 296. 
https://digitalcommons.unl.edu/physicsfacpub/296 
This Article is brought to you for free and open access by the Research Papers in Physics and Astronomy at 
DigitalCommons@University of Nebraska - Lincoln. It has been accepted for inclusion in Faculty Publications, 
Department of Physics and Astronomy by an authorized administrator of DigitalCommons@University of Nebraska - 
Lincoln. 
US010163932B1 
( 12 ) United States Patent 
Sinitskii et al . 
( 10 ) Patent No . : US 10 , 163 , 932 B1 
( 45 ) Date of Patent : Dec . 25 , 2018 
( 54 ) MEMORY DEVICE BASED ON 
HETEROSTRUCTURES OF 
FERROELECTRIC AND 
TWO - DIMENSIONAL MATERIALS 
7 , 759 , 723 B2 7 / 2010 Lee et al . 8 , 710 , 628 B2 4 / 2014 Krieger 
8 , 916 , 914 B2 12 / 2014 Kim et al . 
2005 / 0162895 A17 / 2005 Kuhr et al . 
2010 / 0261338 A1 * 10 / 2010 Tsakalakos . . . . . . . . . . . . B82Y 10 / 00 
438 / 478 
2014 / 0131698 A1 * 5 / 2014 Kim . . . . . . . . . . . . . . . . . . HO1L 29 / 78681 
257 / 42 
( Continued ) 
( 71 ) Applicant : NUtech Ventures , Lincoln , NE ( US ) 
( 72 ) Inventors : Alexander Sinitskii , Lincoln , NE ( US ) ; 
Alexei Grouverman , Lincoln , NE 
( US ) ; Alexey Lipatov , Lincoln , NE 
( US ) OTHER PUBLICATIONS 
( 73 ) Assignee : NUtech Ventures , Lincoln , NE ( US ) Chanthbouala et al , “ Solid - state memories based on ferroelectric tunnel junctions ” , 2011 , Nature Nanotechnology Letters , vol . 7 , p . 
101 - 104 . * 
( Continued ) ( * ) Notice : Subject to any disclaimer , the term of this patent is extended or adjusted under 35 
U . S . C . 154 ( b ) by 0 days . 
( 21 ) Appl . No . : 15 / 218 , 795 Primary Examiner — Mohsen Ahmadi Assistant Examiner — Patricia Reddington 
( 74 ) Attorney , Agent , or Firm — Harness , Dickey & 
Pierce , P . L . C . 
( 22 ) Filed : Jul . 25 , 2016 
Related U . S . Application Data 
( 60 ) Provisional application No . 62 / 196 , 523 , filed on Jul . 
24 , 2015 . ( 57 ) ABSTRACT 
( 51 ) Int . Ci .
HOIL 27 / 115 ( 2017 . 01 ) 
HOIL 27 / 1159 ( 2017 . 01 ) 
( 52 ) U . S . CI .
CPC HOIL 27 / 1159 ( 2013 . 01 ) 
( 58 ) Field of Classification Search 
CPC . . . . . . . . . . . . . HO1L 27 / 1159 ; H01L 29 / 516 ; HOIL 
27 / 11585 
USPC . . . . . . . . . . . . . . . . . . . . . . . . . 257 / 295 
See application file for complete search history . 
A ferroelectric random - access memory structure and pro 
cesses for fabricating a ferroelectric random - access memory 
structure are described that includes using a molybdenum 
sulfide layer . In an implementation , a ferroelectric random 
access memory structure in accordance with an exemplary 
embodiment includes at least one FeFET , which further 
includes a substrate ; a back gate electrode formed on the 
substrate , the back gate electrode including a conductive 
layer ; a gate dielectric substrate formed on the back gate 
electrode ; a source electrode formed on the gate dielectric 
substrate ; a drain electrode formed on the gate dielectric 
substrate ; and a layered transition metal dichalcogenide 
disposed on the gate dielectric substrate and contacting the 
source electrode and the drain electrode . 
( 56 ) References Cited 
U . S . PATENT DOCUMENTS 
7 , 148 , 106 B2 
7 , 501 , 680 B2 
12 / 2006 Joo et al . 
3 / 2009 Seol et al . 13 Claims , 10 Drawing Sheets 
100 
112 
108 
- 
106 - - 
104 
102 - 
US 10 , 163 , 932 B1 
Page 2 
( 56 ) References Cited 
U . S . PATENT DOCUMENTS 
2014 / 0191335 Al * 7 / 2014 Yin . . . . . . . . . . . . . . . . . HOIL 27 / 0886 257 / 401 2014 / 0197459 A1 * 7 / 2014 Kis . . . . . . . . HOIL 29 / 66742 257 / 194 
OTHER PUBLICATIONS 
Garcia et al , “ Artificial multiferroic heterostructures for an electrical 
control of magnetic properties ” , 2015 , C . R . Physique , vol . 16 , 
168 - 181 . * 
Bruna da Silva , “ Effect of drawing on the dielectric properties and 
polarization of pressed solution cast b - PVDF films ” , 2010 , J Mater 
Sci , vol . 45 , 4206 - 4215 . * 
Lee et al , “ Flexible graphene - PZT ferroelectric nonvolatile 
memory ” , 2013 , Nanotechnology , vol . 24 , pp . 1 - 6 . * 
Radisavljevic et al , “ Single - layer MoS2 Transistors ” , 2011 , Nature 
Nanotechnology Letters , vol . 6 , pp . 147 - 150 . * 
B . Radisavljevic , et al . : “ Single - layer MoS2 Transistors ” ; Nature 
Nanotechnology , Jan . 30 , 2011 . 
Sunkook Kim et al . : “ High - mobility and low - power thin - film tran 
sistors based on multilayer MoS2 crystals ” Nature Communica 
tions , Aug . 21 , 2012 
Wenjing Jie et al . : " Graphene - based hybrid structures combined 
with functional materials for ferroelectrics and semiconductors ” ; 
Nanoscale , 2014 , 6 , 6346 . 
Kallol Roy et al . : " Graphene - MoS2 hybrid structures for multifunc 
tional photoresponsive memory devices ” ; Nature Technology , Oct . 
20 , 2013 
A . K . Geim et al . : “ Van der Waals heterostroctures ” ; Perspective , 
Nature , Jul . 25 , 2013 . 
Yi Zheng et al . : “ Gate - Controlled non - volatile graphene 
ferroelectric memory ” ; Apr . 23 , 2009 . 
Hyeon Jun Hwang et al . : “ Ferroelecric polymer - gated graphene 
memory with high speed conductivity modulation ” ; Nanotechnol 
ogy , 2013 . 
A . Agronin et al . : “ Dynamis of ferroelectric domain growth in the 
field of atomic force microscope ” , University of Nebraska Lincoln , 
May 26 , 2006 . 
Manish Chhowalla et al . : “ The Chemistry of two - dimensional 
layered transition metal dichalcogenide nanosheets ” , Nature Chem 
istry , Mar . 20 , 2013 . 
Yong - Joo Doh and Gyu - Chul Yi : “ Nonvolatile memory devices 
based on few - layer graphene films ” , Nanotechnology , 2010 . 
A . Gruverman and A . Kholkin : “ Nanoscale ferroelectrics : process 
ing , characterization and future trends ” , Institute of Physics Pub 
lishing , 2006 . 
H . Lu et al . : “ Enhancement of Ferroelectric Polarization Stability by 
Interface Engineering " , Advanced Materials , 2012 , vol . 24 , pp . 
1209 - 1216 . 
X . Hong et al . : “ High - Mobility Few - Layer Graphene Field Effect 
Transistors Fabricated on Epitaxial Ferroelectric Gate Oxides ” , The 
American Physical Society , Apr . 3 , 2009 . 
H . Hoppe , et al . : “ Kelvin Probe Force Microscopy Study on 
Conjugated Polymer / Fullerene Bulk Heterojunction Organic Solar 
Cells ” , American Chemical Society , 2005 , pp . 269 - 274 . 
S . Jandhyala et al . : “ Graphene - ferroelectric hybrid devices for 
multi - valued memory system ” , Applied Physics Letters , 2013 . 
Wenjing Jie et al . : “ Ferroelectric Polarization Effects on the Trans 
port Properties of Graphene / PMN - PT Field Effect Transistors ” , The 
Journal of Physical Chemistry , 2013 
I . Jung and J . Y . Son : “ A nonvolatile memory device made of 
graphene nanoribbon and a multiferroic BiFeO3 gate dielectric 
layer ” , Carbon 50 , 2012 
Toshiaki Kato and Rikizo Hatakeyama : " Site - and alignment 
controlled growth of graphene nanoribbons from nickel nanobars ” , 
Nature Nanotechnology , Sep . 9 , 2012 . 
D . J . Kim et al . : “ Retention of resistance states in ferroelectric 
tunnel memristors ” , Applied Physics Letters , 2011 . 
D . J . Kim et al . : “ Ferroelectric Tunnel Memristor ” , American Chemi 
cal Society , 2012 . 
Amit Kumar et al . : “ Probing Surface and Bulk Electrochemical 
Processes on the LaA103 - SrTiO3 Interface ” , ACS Nano , 2012 . 
Wonho Lee et al . : “ Flexible graphene - PZT ferroelectric nonvolatile 
memory ” , IOP Publishing LTD , 2013 . 
Alexey Lipatov et al . : “ Optoelectrical Molybdenum Disulfide ( MoS2 ) 
Ferroelectric Memories ” , ACS Nano , 2015 . 
H . Lu et al . : “ Ferroelectric tunnel junctions with graphene elec 
trodes ” , Nature Communications , Nov . 24 , 2014 . 
Wilhelm Melitz et al . : “ Kelvin probe force microscopy and its 
application " , Surface Science Reports , 2011 . 
Guang Xin Ni et al . : " Graphene - Ferroelectric Hybrid Structure for 
Flexible Transparent Electrodes ” , ACS Nano , 2012 . 
Santosh Raghavan et al . : “ Long - term retention in organic ferroelectric 
graphene memories ” , Applied Physics Letters , 2012 . 
A . Rajapitamahuni et al . : “ Examining Graphene Field Effect Sen 
sors for Ferroelectric Thin Film Studies ” , American Chemical 
Society , 2013 . 
Emil Song et al . : “ Robust bi - stable memory operation in single 
layer graphene ferroelectric memory ” , Applied Physics Letters , 
2011 . 
Biao Wang and C . H . Woo : “ Atomic force microscopy - induced 
electric field in ferroelectric thin films ” , Journal of Applied Physics , 
2003 . 
Zheng Wen et al . : " Ferroelectric - field - effect - enhanced electroresistance 
in metal / ferroelectric / semiconductor tunnel functions ” , Nature Mate 
rials , 2013 . 
* cited by examiner 
US 10 , 163 , 932 B1 
FIG .1A
102 104 -
106 
orainaginanging 
w 
vivendo 
Sheet 1 of 10 
owe 
es 
* * * 
* 
Dec . 25 , 2018 
* * * * 
* * * * * * * 
Van 
erreruere 
112 
atent 
ii ,opticalerasing
iii .electricalwri ng
U . S . Patent 
wat wadah 
010 001 
111 
1 .originaldat
011 
vo 
Dec . 25 , 2018 
101 
- 
poinformatie 
L 
. 
iv ,electricalras ng
100 -
Sheet 2 of 10 
110 
000 000 
Portal 
Share 
m 
Egy er 
v .opticalwriting
AZT polarization
US 10 , 163 , 932 B1 
FIG .1B
U . S . Patent Dec . 25 , 2018 Sheet 3 of 10 US 10 , 163 , 932 B1 
••••••••••• 
cata -100 " 
" 
" 
" 
" 
P 
. 
FIG .1C
lib 
Ya 
112 
atent Dec . 25 , 2018 Sheet 4 of 10 US 10 , 163 , 932 B1 
@ ne
. 
Bap 
After 55V bias 
After SV bias 
Die FIGS . 2A - 2F 
atent Dec . 25 , 2018 Sheet 5 of 10 US 10 , 163 , 932 B1 
16 
12 
0 
www . ????????????????????? ; ; 
FIGS .3A-F
VAMOS 
XXXXXXXXXX 
HEIMITTIT 
BIO 
( a)Mos, W 
U . S . Patent Dec . 25 , 2018 Sheet 6 of 10 US 10 , 163 , 932 B1 
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * 
FIGS . 4A - 40 
U . S . Patent Dec . 25 , 2018 Sheet 7 of 10 US 10 , 163 , 932 B1 
potential ,V
here and
WO FIGS . 5A - 5F 
U . S . Patent 
minamamanagaimana anagemensasainganmanancingananaisin umasamanainginan n nampadinamain gmamain na aguina cima
Dec . 25 , 2018 
Poom 
Current , na 
0 .
Sheet 8 of 10 
aguay * * * * * * * 
* }wwwwwwwwwwwwwwwwwwww
w wwwwwwwwwwwwwwwwwwwwwwwwwww
?????????????????????????????????????????????????????????????????????????????????? 0 20 40 6 Area ,%80 
100 
Bias ,V
US 10 , 163 , 932 B1 
FIG .6A
FIG .GB
U . S . Patent Dec . 25 , 2018 Sheet 9 of 10 US 10 , 163 , 932 B1 
x 200 
202 
FORM TRANSPARENT FILM 
is PLACING LAYERED TRANSITION METAL 
DICHALCOGENIDE 
mm 206 COATING SUBSTRATE WITH PMMA 
MAMA MAMAMA NA MAMA NA MAMA NA MAMA NA MAMA NA MAMA NA MAMA NA MAMA NA MAMA NA MAMA NA MAMA NA MAMA NA MAMA 
REMOVING THE SUBSTRATE 
PLACE TRANSPARENT FILM ON PZT SUBSTRATE 
FORM ELECTRODE ( S ) ON PZT SUBSTRATE 
FIG . 7A 
- - 214 
COAT SUBSTRATE WITH LAYERED TRANSITION METAL 
DICHALCOGENIDE 
216 
* PATTERN ELECTRODE ( S ) ON LAYERED TRANSITION METAL 
DICHALCOGENIDE * 
* 
FIG , 7B 
1 a)PMMA spin-coati g
b )SiO,dissolution
U . S . Patent 
WALIOUAWA 
* * on lirater 
SEY 
914 
OTELS 
WS 
. 
www .A
R 
SCLE 
AMESWARAN 
gourney 
AWA 
became 
ingurugironingen 
ngomongina ganigma asingen 
" 
MANAMANSARA 
movi 
e 
wwwwwwwwww 
Washing 
f )PMMAremoving
e )Transfer
Dec . 25 , 2018 
SAR 
22923 
X 
* 
PESU 
. . 
WMMMMMMMMMARY 
* WANAHARAKATUV 
data 
POWIATOKEOLAR 
SOUS 
????????? ?  
www .com 
Whether 
wapancang unseres femmeyanning ta a an t rima sem na decarry ?ueMartnera????????????? 
H20 
Hermine w
hether ROUTEN wamen 
Device fabrication
Sheet 10 of 10 
100 
TIAU ( S)
112 
TIAU 
MoS2 
www 
vannanon 
OONACOWANIA 
owing 
ng uyimden 
wynosi 
104 
US 10 , 163 , 932 B1 
102 FIGS.8A-
US 10 , 163 , 932 B1 
MEMORY DEVICE BASED ON on a substrate ; coating the substrate with polymethyl meth 
HETEROSTRUCTURES OF acrylate ( PMMA ) ; and removing the substrate ; placing the 
FERROELECTRIC AND transparent film on a ferroelectric substrate , for example lead 
TWO - DIMENSIONAL MATERIALS zirconium titanate ( PZT ) thin film , and forming at least one 
electrode on the lead zirconium titanate ( PZT ) substrate . 
CROSS - REFERENCE TO RELATED In an implementation , a process for fabricating a ferro 
APPLICATIONS electric random - access memory structure in accordance with 
an exemplary embodiment includes coating a substrate with 
The present application claims the benefit under 35 molybdenum disulfide ( MoS2 ) flakes ; and patterning elec 
U . S . C . $ 119 ( e ) of U . S . Provisional Application Ser . No . 10 trodes on the molybdenum disulfide ( MoS2 ) flakes using 
62 / 196 , 523 , filed Jul . 24 . 2015 , and titled “ MEMORY electron beam lithography 
DEVICE BASED ON HETEROSTRUCTURES OF FER - This Summary is provided to introduce a selection of 
ROELECTRIC AND TWO - DIMENSIONAL MATERI - concepts in a simplified form that are further described 
ALS . ” U . S . Provisional Application Ser . No . 62 / 196 , 523 is below in the Detailed Description . This Summary is not 
herein incorporated by reference in its entirety . 15 intended to identify key features or essential features of the 
claimed subject matter , nor is it intended to be used as an aid 
FEDERALLY SPONSORED RESEARCH OR in determining the scope of the claimed subject matter . 
DEVELOPMENT 
DRAWINGS 
This invention was made with Government support under 20 
grant DMR - 1420645 awarded by the National Science The detailed description is described with reference to the 
Foundation ( NSF ) through the Nebraska Materials Research accompanying figures . The use of the same reference num 
Science and Engineering Center ( MRSEC ) . The Govern bers in different instances in the description and the figures 
ment has certain rights in this invention . may indicate similar or identical items .
25 FIG . 1A is an isometric view illustrating an embodiment 
BACKGROUND of a ferroelectric random - access memory structure that includes using a molybdenum sulfide layer , in accordance 
Ferroelectric random - access memory ( FeRAM ) is a non - with an example implementation of the present disclosure . 
volatile memory technology , which uses polarization of a FIG . 1B is a process view illustrating an embodiment of 
ferroelectric material to store data . FeRAM devices are 30 optoelectrical operation of a ferroelectric random - access 
produced commercially for applications including smart memory structure that includes using a molybdenum sulfide 
cards , radio frequency identification tags , power meters , layer , in accordance with an example implementation of the 
printers , industrial microcontrollers and video games . present disclosure . 
FeRAMs have a number of advantages over more com - FIG . 1C is an isometric view illustrating an embodiment 
monly used flash memories , including significantly lower 35 of a ferroelectric random - access FTJ structure that includes 
power usage , significantly larger number of write - erase a layered transition metal dichalcogenide , in accordance 
cycles and faster performance . with an example implementation of the present disclosure . 
FIG . 2A is a topographical view illustrating a direct 
SUMMARY transferred exfoliated MoS , flake on the surface of a barium 
40 titanate ( BTO ) film used in a FET structure , such as the 
A ferroelectric random - access memory structure and pro - ferroelectric random - access memory structure shown in 
cesses for fabricating a ferroelectric random - access memory FIGS . 1A through 1C , in accordance with an example 
structure are described that includes using a molybdenum implementation of the present disclosure . 
sulfide layer . In an implementation , a ferroelectric random - FIG . 2B is a graphical view illustrating PFM amplitude 
access memory structure in accordance with an exemplary 45 and phase hysteresis loops , which show switching behavior 
embodiment includes at least one ferroelectric field effect of a MoS / barium titanate junction , in accordance with an 
transistor ( FeFET ) , which further includes a substrate ; a example implementation of the present disclosure . 
back gate electrode formed on the substrate , the back gate FIG . 2C is a topographical view illustrating switching 
electrode including a conductive layer ; a gate dielectric behavior of a MoS , / barium titanate junction used in a FET 
substrate formed on the back gate electrode ; a source 50 structure , such as the ferroelectric random - access memory 
electrode formed on the gate dielectric substrate ; a drain structure shown in FIGS . 1A through 1C , in accordance with 
electrode formed on the gate dielectric substrate ; and a an example implementation of the present disclosure . 
layered transition metal dichalcogenide disposed on the gate FIG . 2D is a topographical view illustrating switching 
dielectric substrate and contacting the source electrode and behavior of a MoS , / barium titanate junction used in a FET 
the drain electrode . 55 structure , such as the ferroelectric random - access memory 
In another implementation , a ferroelectric random - access structure shown in FIGS . 1A through 1C , in accordance with 
memory structure in accordance with an exemplary embodi - an example implementation of the present disclosure . 
ment can include at least one ferroelectric tunnel junction FIG . 2E is a topographical view illustrating switching 
( FTJ ) , which can further include a substrate ; a bottom behavior of a MoS , / barium titanate junction used in a FET 
electrode formed on the substrate , a ferroelectric barrier with 60 structure , such as the ferroelectric random - access memory 
the thickness of less than several nanometers formed on the structure shown in FIGS . 1A through 1C , in accordance with 
bottom electrode ; and a layered transition metal dichalco an example implementation of the present disclosure . 
genide disposed on the ferroelectric barrier . FIG . 2F is a topographical view illustrating switching 
In an implementation , a process for fabricating a ferro - behavior of a MoS , / barium titanate junction used in a FET 
electric random - access memory structure in accordance with 65 structure , such as the ferroelectric random - access memory 
an exemplary embodiment includes forming a transparent structure shown in FIGS . 1A through 1C , in accordance with 
film including placing molybdenum disulfide ( MoS2 ) flakes an example implementation of the present disclosure . 
US 10 , 163 , 932 B1 
FIG . 3A is a topographical view illustrating switching FIG . 5D is a PFM phase map corresponding with the 
behavior of a MoS , / barium titanate junction used in a FET surface potential maps of a MoS - gated BTO junction in 
structure , such as the ferroelectric random - access memory FIGS . 5A and 5B used in a FET structure , such as the 
structure shown in FIGS . 1A through 1C , in accordance with ferroelectric random - access memory structure shown in 
an example implementation of the present disclosure . 5 FIGS . 1A through 1C , in accordance with an example 
FIG . 3B is a topographical view illustrating switching implementation of the present di 
behavior of a MoS / barium titanate junction used in a FET FIG . 5E is a topographical map corresponding with the 
structure , such as the ferroelectric random - access memory surface potential maps of a MoS2 - gated BTO junction in 
structure shown in FIGS . 1A through 1C , in accordance with FIGS . 5A and 5B used in a FET structure , such as the 10 ferroelectric random - access memory structure shown in an example implementation of the present disclosure . 
FIG . 3C is a topographical view illustrating switching FIGS . 1A through 1C , in accordance with an example implementation of the present disclosure . behavior of a MoS2 / barium titanate junction used in a FET FIG . 5F is a graphical representation of the change of 
structure , such as the ferroelectric random - access memory potential of a Mos , flake upon change in polarization of a 
structure shown in FIGS . 1A through 1C , in accordance with 15 BTO used in a FET structure . such as the ferroelectric 
an example implementation of the present disclosure . random - access memory structure shown in FIGS . 1A 
FIG . 3D is a topographical view illustrating switching through 1C , in accordance with an example implementation 
behavior of a MoS , / barium titanate junction used in a FET of the present disclosure . 
structure , such as the ferroelectric random - access memory FIG . 6A is a graphical representation of I - V curves for 
structure shown in FIGS . 1A through 1C , in accordance with 20 opposite polarization states used in a FET structure , such as 
an example implementation of the present disclosure . the ferroelectric random - access memory structure shown in 
FIG . 3E is a graphical view illustrating switching behav - FIGS . 1A through 1C , in accordance with an example 
ior of a MoS2 / barium titanate junction used in a FET implementation of the present disclosure . 
structure and how domain size is dependent on the electric FIG . 6B is a graphical representation showing a gradual 
pulse duration , such as the ferroelectric random - access 25 change in TER value upon an increase in the area with 
memory structure shown in FIGS . 1A through 1C , in accor - downward polarization due to application of the positive 
dance with an example implementation of the present dis pulses with increased duration in a FET structure , such as the 
closure . ferroelectric random - access memory structure shown in 
FIG . 3F is a graphical view illustrating switching behav FIGS . 1A through 1C , in accordance with an example 
ior of a MoS , / barium titanate junction used in a FET 30 implementation of the present disclosure . 
structure and how domain size is dependent on the electric FIG . 7A is a flow diagram illustrating an example process 
pulse magnitude , such as the ferroelectric random - access for fabricating a ferroelectric random - access memory struc 
memory structure shown in FIGS . 1A through 1C , in accor - ture that includes using a molybdenum sulfide layer , such as 
dance with an example implementation of the present dis the ferroelectric random - access memory structure illustrated 
closure . 35 in FIGS . 1A and 1B . 
FIG . 4A is a schematic view illustrating switching behav - FIG . 7B is a flow diagram illustrating an example process 
ior of a MoS2 / barium titanate junction used in a FET for fabricating a ferroelectric random - access memory struc 
structure , such as the ferroelectric random - access memory ture that includes using a molybdenum sulfide layer , such as 
structure shown in FIGS . 1A through 1C , in accordance with the ferroelectric random - access memory structure illustrated 
an example implementation of the present disclosure . 40 in FIGS . 1A and 1B . 
FIG . 4B is a schematic view illustrating switching behav - FIG . SA is a process view illustrating an example process 
ior of a MoS2 / barium titanate junction used in a FET for fabricating a ferroelectric random - access memory struc 
structure , such as the ferroelectric random - access memory ture that includes using a molybdenum sulfide layer illus 
structure shown in FIGS . 1A through 1C , in accordance with trated in FIGS . 1A through 1C , in accordance with the 
an example implementation of the present disclosure . 45 processes shown in FIGS . 6A and / or 6B . 
FIG . 4C is a schematic view illustrating the changes in the FIG . 8B is a process view illustrating an example process 
band structure of MoS / BTO associated with polarization for fabricating a ferroelectric random - access memory struc 
induced charge redistribution in a FET structure , such as the ture that includes using a molybdenum sulfide layer illus 
ferroelectric random - access memory structure shown in trated in FIGS . 1A through 1C , in accordance with the 
FIGS . 1A through 1C , in accordance with an example 50 processes shown in FIGS . 6A and / or 6B . 
implementation of the present disclosure . FIG . 8C is a process view illustrating an example process 
FIG . 5A is a surface potential map of a MoS2 - gated BTO for fabricating a ferroelectric random - access memory struc junction as a function of polarization direction used in a FET t ure that includes using a molybdenum sulfide layer illus 
structure , such as the ferroelectric random - access memory trated in FIGS . 1A through 1C , in accordance with the 
structure shown in FIGS . 1A through 1C , in accordance with 55 processes shown in FIGS . 6A and / or 6B . 
an example implementation of the present disclosure . FIG . 8D is a process view illustrating an example process 
FIG . 5B is a surface potential map of a MoS2 - gated BTO for fabricating a ferroelectric random - access memory struc junction as a function of polarization direction used in a FET ture that includes using a molybdenum sulfide layer illus 
structure , such as the ferroelectric random - access memory trated in FIGS . 1A through 1C , in accordance with the 
structure shown in FIGS . 1A through 1C , in accordance with 60 processes shown in FIGS . 6A and / or 6B . 
an example implementation of the present disclosure . FIG . SE is a process view illustrating an example process 
FIG . 5C is a PFM phase map corresponding with the for fabricating a ferroelectric random - access memory struc 
surface potential maps of a MoS2 - gated BTO junction in ture that includes using a molybdenum sulfide layer illus 
FIGS . 5A and 5B used in a FET structure , such as the trated in FIGS . 1A through 1C , in accordance with the 
ferroelectric random - access memory structure shown in 65 processes shown in FIGS . 6A and / or 6B . 
FIGS . 1A through 1C , in accordance with an example FIG . 8F is a process view illustrating an example process 
implementation of the present disclosure . for fabricating a ferroelectric random - access memory struc 
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ture that includes using a molybdenum sulfide layer illus - with perovskite structure , such as PbZrTi1 - 03 ( PZT ) , and 
trated in FIGS . 1A through 1C , in accordance with the a precisely controlled stoichiometry . Electrodiffusion of 
processes shown in FIGS . 6A and / or 6B . metal atoms in a very thin layer of a perovskite degrades 
FIG . 8G is a process view illustrating an example process ferroelectric properties and ruins the performance of a 
for fabricating a ferroelectric random - access memory struc - 5 FeRAM cell . 
ture that includes using a molybdenum sulfide layer illus . Accordingly , a ferroelectric random - access memory 
trated in FIGS . 1A through 1C , in accordance with the structure and processes for fabricating a ferroelectric ran 
processes shown in FIGS . 6A and / or 6B . dom - access memory structure are described that includes 
using a molybdenum sulfide layer . In an implementation , a 
DETAILED DESCRIPTION 10 ferroelectric random - access memory structure in accordance 
with an exemplary embodiment includes at least one FeFET , 
Ferroelectric random - access memory ( FeRAM ) is a non - which further includes a substrate ; a back gate electrode 
volatile memory technology , which uses polarization of a formed on the substrate , the back gate electrode including a 
ferroelectric material to store data . FeRAM devices are conductive layer ; a gate dielectric substrate formed on the 
produced commercially for applications including smart 15 back gate electrode ; a source electrode formed on the gate 
cards , radio frequency identification tags , power meters , dielectric substrate ; a drain electrode formed on the gate 
printers , industrial microcontrollers and video games . dielectric substrate ; and a layered transition metal dichalco 
Embodiments using ferroelectrics in FeRAM devices can genide disposed on the gate dielectric substrate and contact 
include ( a ) ferroelectric capacitors and ( b ) field effect tran - ing the source electrode and the drain electrode . 
sistors . In ferroelectric capacitors , a ferroelectric layer with 20 In an implementation , a process for fabricating a ferro 
a typical thickness of about 100 nm is sandwiched between electric random - access memory structure in accordance with 
the top and bottom electrodes , and the stored information is an exemplary embodiment includes forming a transparent 
read out by detecting the transient current flowing in the film including placing molybdenum disulfide ( MoS2 ) flakes 
external circuit between the electrodes upon reversal of on a substrate ; coating the substrate with polymethyl meth 
polarization . As a result , the read out operation is destructive 25 acrylate ( PMMA ) ; and removing the substrate ; placing the 
and the information needs to be restored after reading . A transparent film on a lead zirconium titanate ( PZT ) sub 
modification of the ferroelectric capacitors , called ferroelec - strate ; and forming at least one electrode on the lead 
tric tunnel junctions ( FTJ ) , can employ ferroelectric layers zirconium titanate ( PZT ) substrate . 
with the thickness of just several nanometers , which can In an implementation , a process for fabricating a ferro 
allow direct tunneling current to flow across the layer . As the 30 electric random - access memory structure in accordance with 
current ( or resistance ) strongly depends on the polarization an exemplary embodiment includes coating a substrate with 
direction , information can be read out simply by measuring molybdenum disulfide ( MoS2 ) flakes ; and patterning elec 
its magnitude without switching the polarization . Hence , the trodes on the molybdenum disulfide ( MoS2 ) flakes using 
read out operation in FTJ is non - destructive , which makes it electron beam lithography . 
faster and more energy efficient . 35 The devices disclosed herein include stable interfaces in 
The structure of a FeFET can be similar to that of a FeRAM cells by contacting ferroelectric oxides with small 
metal - oxide - semiconductor field - effect transistor , where a bandgap semiconductors , such as layered transition metal 
dielectric layer can be replaced by a ferroelectric film . dichalcogenides ( TMDs , e . g . MoS2 , WS2 , other materials 
Application of the gate bias can be applied to the top or with similar properties may be considered as well ) . MoS2 
bottom electrode , where the carriers accumulate or deplete 40 and other TMDs are formed by strong covalent bonds 
at the ferroelectric ( FE ) - semiconductor interface , thereby between metals and chalcogens . Therefore , for example a 
modulating its resistance ( in - plane conductivity ) . The infor MoS2 / PZT interface will be intrinsically resistant to elec 
mation read out can be performed by measuring the in - plane trodiffusion , unlike an Au / PZT interface where weak metal 
current and is non - destructive . lic bonds in Au will not prevent gold from diffusing to PZT . 
FeRAMs have a number of advantages over more com - 45 A memory function can be realized with the simple transis 
monly used flash memories , including significantly lower tor geometry in the FeRAM cells and devices described 
power usage , significantly larger number of write - erase herein . Moving from a bulky two transistor and two capaci 
cycles and faster performance . However , FeRAM market tor ( 2T - 2C ) cell to a small and simple one transistor ( 1T ) 
accounts for only about $ 150 million / year compared to FeRAM cell results in dramatic miniaturization of memory 
about $ 30 billion / year market of flash memories because the 50 arrays and increases data storage density . Additionally , this 
current FeRAM technology faces several serious problems . technology can be applied to a conventional 2T - 2C FRAM 
With the ongoing miniaturization trend there is constant cell or other capacitor - based FeRAM structures . 
need for smaller devices and higher data storage densities . In another implementation , a ferroelectric random - access 
However , the ability to scale down FeRAM memory ele - memory structure in accordance with an exemplary embodi 
ments and increase the data storage density is limited , 55 ment can include at least one FT ) , which can further include 
because a single FeRAM cell consists of two transistors and a substrate ; a bottom electrode formed on the substrate , a 
two capacitors , a structure commonly referred to as a 2T - 2C ferroelectric barrier with the thickness of less than several 
cell , which is rather bulky . Another reason why scaling down nanometers formed on the bottom electrode ; and a layered 
the conventional FeRAM cells is difficult is that the amount transition metal dichalcogenide disposed on the ferroelectric 
of stored charge is decreasing with the cell size . Other 60 barrier . 
scaling - related problems are imprint , initial or induced , The ferroelectric random - access memory structure ( s ) dis 
which happens when a cell is kept in a certain state for a long closed herein ( e . g . , MoS2 - PZT devices ) have a number of 
time , and the increased leakage . advantages and unique features compared to commercial 
Long - term stability of FeRAM structures due to the FeRAMs including low operation voltage , wide memory 
properties of the metal / oxide and ferroelectric / semiconduct - 65 window , and the ability to be written to and erased both 
ing interfaces is another serious problem . Ferroelectric electrically and optically . The unique dual optoelectrical 
materials used for FeRAM applications are complex oxides operation of these devices is unique and unprecedented and 
US 10 , 163 , 932 B1 
can dramatically simplify device architecture and offer novel a standard electrical operation that can also be used ) . FIG . 
practical functionalities , such as an instant optical erase of 1B ( i ) shows an array of MoS , - PZT devices where each 
large data arrays that is unavailable for many conventional MoS2 - PZT device is prerecorded in either an ON ( “ 1 ” ) or an 
memories . OFF ( " O " ) state . The entire array can be simultaneously 
5 erased optically by setting all devices to an ON state via light 
Example Implementations illumination , which is shown in FIG . 1B ( ii ) . Such an instant 
erase of the devices is currently elusive for many conven 
FIGS . 1A and 1B illustrate a ferroelectric random - access tional memory technologies , and particularly attractive for 
memory structure 100 in accordance with an example imple - high capacity data storage systems ( in comparison , it takes 
mentation of the present disclosure . The ferroelectric ran - 10 several hours to erase a modern 1 TB hard disk drive by 
dom - access memory structure 100 can include stable inter - individually rewriting every memory segment ) . Once the 
faces in FeRAM cells by contacting ferroelectric oxides with array of MoS2 - PZT devices is optically erased , data can be 
small - bandgap semiconductors , such as layered transition electrically written by individually accessing the devices 
metal dichalcogenides ( TMDs , e . g . MoS2 , WS2 , etc . ) . The that need to be in the OFF state and polarizing the gate 
ferroelectric random - access memory structure 100 may be 15 dielectric substrate 106 including a PZT substrate under 
utilized as memory , for example , for use in a computer . FIG . these devices upward , which is shown in FIG . 1B ( iii ) . 
1A illustrates one embodiment of a MoS2 - based FeFET on In addition to the “ optical erase - electrical write ” operation 
a ferroelectric substrate 102 where a Ti / Au source ( S ) of MoS2 - PZT memories , it is also possible to implement an 
electrode 108 and a Ti / Au drain ( D ) electrode 110 are “ electrical erase - optical write ” mode . In this implementation 
bridged by a MoS2 flake ( e . g . , a layered transition metal 20 and starting with the same array of prerecorded MoS2 - PZT 
dichalcogenide 112 ) . In implementations , the substrate 102 devices illustrated in FIG . 1B ( i ) , the devices can be elec 
can include silicon and / or silicon dioxide or other materials , trically erased , shown in FIG . 1B ( iv ) , by polarizing the 
and the silicon dioxide layer may be subsequently etched entire gate dielectric substrate 106 including a PZT substrate 
and at least partially removed . In some implementations , the upward using a global back gate electrode 104 ( the PZT 
substrate 102 may include a substrate including lead zirco - 25 switching will occur only under the biased Mos , flakes , 
nium titanate ( e . g . , a PZT substrate ) . meaning that every device will need to be electrically 
As shown in FIG . 1A , the ferroelectric random - access accessed , which emphasizes the advantage of the optical 
memory FET structure 100 can include a back gate electrode erasing of MoS2 - PZT devices shown in FIG . 1B ( ii ) , where 
104 disposed on the substrate 102 . In some implementations , all illuminated devices are erased simultaneously ) . Then , 
a back gate electrode 104 may include a conductive TiO2 / Ir 30 data can be optically written by individually illuminating the 
layer . A back gate electrode 104 can include a junction devices that need to be in the ON state using , for example , 
isolated by connecting the substrate to the most positive a focused laser beam , which is illustrated in FIG . 1B ( V ) . 
circuit potential . It is contemplated that other materials may This demonstrated optical switching complements the con 
be used for a back gate electrode 104 . ventional “ electrical erase - electrical write ” operation mode 
The ferroelectric random - access memory FET structure 35 that can also be realized in these memories . 
100 can include a gate dielectric substrate 106 . As Shown in In another implementation , a ferroelectric random - access 
FIG . 1A , the gate dielectric substrate 106 can be disposed on memory FTJ structure 100 includes a layered transition 
the back gate electrode 104 and can function to electrically metal dichalcogenide 112 disposed on a ferroelectric barrier 
insulate the back gate electrode 104 from other device 116 ( e . g . , a ferroelectric film ) with a thickness of less than 
regions . In one embodiment , the gate dielectric substrate 106 40 5 nm , which is deposited on a bottom electrode 114 . In the 
can include lead zirconium titanate ( Pb ( Zr , TiO , “ PZT ” ) . It implementation illustrated in FIG . 1C , the layered transition 
is contemplated that the gate dielectric substrate 106 can metal dichalcogenide 112 can include a molybdenum dis 
include other materials . ulfide ( MoS2 ) flake . In a specific implementation using 
The ferroelectric random - access memory FET structure Mos , flakes , MoS , flakes on Si / SiO2 substrates can be 
100 can include at least one electrode formed on the gate 45 prepared by micromechanical exfoliation from a MoS , 
dielectric substrate 106 . For example , the at least one single crystal . In some instances , the Mos , flakes can 
electrode may include a source electrode 108 and / or a drain include monolayer or multilayer flakes . In one specific 
electrode 110 . In a specific implementation , the ferroelectric instance , the Mos , flake can include a tri - layer flake . 
random - access memory structure 100 can include a Ti / Au In some implementations , stable spontaneous polarization 
source electrode 108 and a Ti / Au drain electrode 110 dis - 50 in ferroelectric films and FET structures 100 can be achieved 
posed and / or formed on the gate dielectric substrate 106 . in ultrathin BaTiOz ( BTO ) films over micron length scales 
In implementations , the ferroelectric random - access via using a few monolayers thick molybdenum disulfide 
memory FET structure 100 can include a layered transition ( Mos , ) flakes ( e . g . , layered transitions metal dichalcogenide 
metal dichalcogenide 112 disposed on the gate dielectric 112 ) as a top electrode . The stability of the remnant states 
substrate 106 and / or between and contacting a source elec - 55 remain unaffected by interface characteristics , such as the 
trode 108 and a drain electrode 110 . In the implementation presence of NH3 , and / or H2O molecules . The transport 
illustrated in FIG . 1A , the layered transition metal dichal - measurements reveal polarization - induced modulation of 
cogenide 112 can include a molybdenum disulfide ( MoS2 ) potential barrier across the MoS2 / BTO interface in agree 
flake . In a specific implementation using Mos , flakes , Mos , ment with the observed Fermi - level shift of Mos , on rever 
flakes on Si / SiO , substrates were prepared by microme - 60 sal of ferroelectric polarization . Thus , the 2D semiconduct 
chanical exfoliation from a Mos , single crystal . In some ing MoS , layers present an attractive option to be employed 
instances , the MoS2 flakes can include monolayer or mul - as gating materials in electronic and logic devices , such as 
tilayer flakes . In one specific instance , the MoS2 flake can tunnel junctions based on ultrathin ferroelectric films . 
include a tri - layer flake . An important advantage of 2D materials is their planar 
FIG . 1B illustrates exemplary optoelectrical operation of 65 morphology , which allows easy integration with other 2D 
a ferroelectric random - access memory structure 100 includ - materials and functional films , resulting in multilayered 
ing an array of MoS2 - PZT memory devices ( in addition to structures with new properties . In particular , there is a 
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considerable interest in devices in which 2D materials are crystal substrate . The grown BaTiO3 films can be compres 
coupled with ferroelectric ( FE ) materials . Ferroelectric sively strained and may possess only out - of - plane polariza 
materials possess an electrically switchable spontaneous tion . As - grown BaTiO , films can be uniformly polarized 
electric polarization , which allows a possibility of electrical downward ( i . e . , with polarization pointing towards the bot 
modulation of the functional properties of the hybrid 2D - FE 5 tom electrode 114 ) . The average thickness of the Mos , flake 
electronic structures , which are suitable for memory and in this specific implementation is about 2 . 1 nm , which 
logic device applications . In one type of these devices , corresponds to 3 monolayers of MoS ) . 
ferroelectric field - effect transistors ( FE - FETs ) , polarization FIG . 2A shows a topographic image of a typical exfoliated 
reversal in a ferroelectric layer , used as a gate dielectric ( e . g . , Mos , flake with an area of about several square microns 
gate dielectric substrate 106 , ferroelectric barrier 116 ) , alters 10 transferred on the surface of an epitaxial BTO film . The 
the in - plane conductivity of the adjacent 2D channel . Most average thickness of the Mos , flake is about 2 . 1 nm , which 
of these devices have been fabricated using an archetype 2D corresponds to 3 monolayers of MoS2 . FIG . 2A shows 
material , graphene , in conjunction with an organic or inor - typical hysteresis loops obtained in the MoS2 - gated BTO 
ganic FE material . In another type of the 2D - FE devices , junctions by Piezoresponse Force Microscopy ( PFM ) spec 
ferroelectric tunnel junctions ( FTJS ) , graphene was used as 15 troscopic testing . A phase loop shows a phase change of 
a top electrode for the application of polarization switching about 180° illustrating the switchable nature of the polar 
bias to control perpendicular - to - plane tunneling conduc ization in the BaTiOz film ( e . g . , gate dielectric substrate 106 , 
tance across the FE layer . This approach provides a simple ferroelectric barrier 116 ) underneath MoS2 ( e . g . , layered 
and straightforward method for interface engineering by transition metal dichalcogenide 112 ) . Noteworthy , a PFM 
encapsulating molecular species at the graphene - FE inter - 20 amplitude loop is strongly asymmetric with respect to the 
face , which dramatically affects the resistive switching sign of the applied DC bias . FIGS . 2C - 2F show PFM images 
effect in FTJS . of the polarization states of the MoS2 - gated BTO junctions 
However , the functional performance of the FE - FET resulting from application of an external bias to the MoS2 
devices can be significantly improved when graphene , a flake ( to switch polarization in BTO , the Mos , surface was 
zero - bandgap semiconductor , which remains highly conduc - 25 scanned with an electrically biased PFM tip ) . Contrast 
tive at any doping level , is replaced with a different 2D inversion in the PFM phase images ( shown in FIGS . 1D and 
material that has a substantial electronic bandgap . Similarly , 1F ) is an indication of polarization switching in the BTO 
an enhanced functional behavior exists in FTJs incorporat - film underneath the Mos , flake . This process is also accom 
ing a 2D semiconducting material as one of the electrodes . panied by appearance or disappearance of a zero amplitude 
This is due to a boost of the tunneling electroresistance 30 dark line in the PFM amplitude images ( See FIGS . 2C and 
( TER ) effect in an FTJ with a semiconducting Nb - doped 2E ) indicating a 180° domain wall , which coincides with the 
SrTiO , electrode ( e . g . , bottom electrode 114 ) due to polar edge of the Mos , flake as the BTO film outside of the flake 
ization - dependent modulation of the charge carrier density remains unaffected during the switching measurements . It 
at the BaTiO3 — SrTiOz interface . In one embodiment , can be seen that the MoS / BTO / SRO junction with the 
molybdenum sulfide ( MOS ) , a transition metal dichalco - 35 upward polarization appears with a darker contrast in FIG . 
genide , can be utilized as a top electrode ( e . g . , layered 2E than the same junction with the downward polarization 
transition metal dichalcogenide 112 ) in BaTiO , tunnel junc - ( shown in FIG . 2C ) . Darker contrast in the PFM amplitude 
tions . Bulk MoS , is a semiconductor with an indirect band image suggests a lower PFM amplitude signal for the 
gap of 1 . 2 eV , while monolayer MoS , is a semiconductor upward polarization , which is consistent with the weak PFM 
with a direct bandgap of 1 . 8 eV . The conductance of the 40 amplitude signal for the negative half of the DC bias cycle 
MoS2 / BaTiOz interface is strongly influenced by polariza - in the PFM hysteresis loop ( see FIG . 2B ) . This effect may , 
tion direction resulting in a very asymmetric switching in principle , be due to a low polarization value for the 
behavior : complete switching of polarization from the upward state . Note , however , that the hysteresis loops 
downward to the upward direction and only partial switch - acquired on a free BTO film surface are quite symmetric . 
ing in the opposite direction . This behavior is facilitated by 45 Similarly , BTO films sandwiched between oxide electrodes 
charge injection and transfer of protons , made available by are also characterized by rather symmetric PFM loops . 
an interfacial water layer , in and out of a semiconducting Given a semiconducting nature of the Mos , electrode , the 
MoS2 electrode . A direct consequence of the polarization - low PFM amplitude signal is attributed to the interplay 
dependent Mos , conductance is a giant TER effect of 103 between the screening ( majority ) charges in the Mos , and 
measured in the MoS / BaTiOz / SrRuoz tunnel junctions . 50 polarization charges of BTO films and the resulting change 
Time - voltage - controlled partial switching of polarization in the electrical conductivity of the MoS , / BTO interface . 
provides an additional degree of freedom to modulate the This interplay is also manifested in asymmetry of the 
resistive switching behavior adding memristive functional switching from the downward to the upward direction and 
ity to the MoS , - gated BTO junctions . back . The application of a single negative voltage pulse 
In a specific implementation , high - quality epitaxial fer - 55 ( with an amplitude typically above 5 V and duration of 100 
roelectric a BaTiO3 ( BTO ) film ( e . g . , gate dielectric sub - ms ) leads to a complete switching of polarization from the 
strate 106 , ferroelectric barrier 116 ) with a thickness ranging downward to the upward direction in the whole volume of 
from about 6 to 12 unit cells ( u . c . ) ( i . e . , from about 2 . 4 nm BTO underneath the MoS , flake ( shown in FIGS . 3A and 
to 4 . 8 nm , respectively ) can be grown via pulsed laser 3B ) . In contrast , application of a symmetric positive pulse 
deposition ( PLD ) on atomically smooth ( 001 ) SrTiOz crystal 60 resulted only in local switching of the upward polarization 
substrates with a conductive buffer layer . In some embodi - to the downward state right underneath the tip . This behavior 
ments , the gate dielectric substrate 106 and / or the ferroelec - is illustrated by FIGS . 3C and 3D showing an array of 
tric barrier 116 can include multiple layers of different or the circular domains with downward polarization written by 
same materials ( e . g . , BaTiOz , SrRuOz , SrTiO2 ) . In - situ positive voltage pulses of various duration and amplitude . 
monitoring of high - pressure reflection high - energy electron 65 The tip - generated field drops as a non - linear function of 
diffraction ( RHEED ) has previously indicated a layer - by - distance from the tip - sample contact in the plane of the 2D 
layer growth with all the layers fully coherent with the single MoS2 sheet , which results in a strong domain size depen 
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dence on the pulse magnitude , but only in a weak depen - ductivity . In addition , both polarization states in the Mos ! 
dence on the pulse duration ( see FIGS . 3E and 3F ) . An BTO / SRO junctions exhibit equally strong retention . 
abrupt increase occurs in the switched domain size when the In implementations , an adsorbate water layer 118 may be 
applied positive voltage exceeds 5 V . All these circular disposed at the MoS / BTO interface since the Mos , flakes 
domains may be erased ( switched ) by a single negative pulse 5 have been transferred on the BTO surfaces in ambient 
applied to any point on the Mos , surface . This switching conditions . Given this , the polarization - dependent switching 
behavior is schematically illustrated in FIGS . 4A and 4B . mechanism can be facilitated by transfer of protons , in and 
Mos , behaves as an effective conductor when BTO polar out of MoS , , made available by dissociative water adsorp tion . With polarization pointing downward , accumulation of ization is oriented downward and exhibits more insulating 10 the positive charge carriers at the MoS / BTO interface behavior when polarization is upward . This asymmetry in results in enhanced Mos , conductivity so that the MoS , switching along with the asymmetric PFM responses of flake behaves as a relatively good conductor . This allows oppositely poled junctions is indicative of a strong effect of complete switching from the downward to the upward BTO polarization on the conductivity of MoS / BTO inter polarization in the whole volume of BTO by application of face . 15 a single negative pulse ( see FIGS . 3A and 3B ) . When this In a ferroelectric capacitor , a spontaneous polarization Ps happens , the positive polarization charges push protons 
creates a depolarization field E P / £g£f and a respective away making MoS , behave more as an insulator ( i . e . , the 
potential drop across the ferroelectric V = Eddp In the case of overall conductivity of Mos , is reduced ) . Hence , under a 
a capacitor with short - circuited metal electrodes , the bound positive pulse , the upward polarization can only be switched 
polarization charge is compensated by accumulation of the 20 locally at the tip - sample contact where MoS2 experiences a 
screening charges on the electrodes . The screening charge local insulator - to - metal transition . FIG . 4C illustrates the 
density can be roughly estimated as changes in the band structure of MoS2 / BTO associated with 
polarization - induced charge redistribution . The FET struc 
ture 100 and ferroelectric layer ( s ) have a stable nature of 
( 1 ) 25 both upward and downward polarization states , particularly , 
in the case of the upward polarization , which requires 
negative charges for screening . Here , along with the screen 
ing by the negatively charged hydroxyl groups , application with an elementary charge q and the Thomas - Fermi screen of the negative bias to MoS , pushes the Fermi level down to ing length 30 allow a sufficient amount of the electrons injected from the 
tip to be accumulated and trapped at the interface , stabilizing 
the polarization . This may be possible because the band gap 
of 1 . 2 eV in MoS , is much less than the maximum possible 
V 3q2n potential shift due to the applied bias of several Volts . 
To further show polarization - induced changes in the band 
structure of MoS2 / BTO , Kelvin Probe Force Microcopy 
where Ep and no are the Fermi energy ( counted from the ( KPFM ) measurements results are shown in FIGS . 5A and bottom of the conduction band ) and the density of electrons 5B . FIGS . 5A and 5B illustrate the surface potential maps of far away from the surface , respectively . For example , for the MoS2 - gated BTO junction as a function of polarization 
SrRuTiOz , TE = 0 . 85 Å and d = 1 . 8x1022 cm * < < n . . = 18x104 - 40 direction with corresponding PFM phase maps shown in 
cm - 3 , where P = 25 uC / cm² as in BTO . The situation is FIGS . 5C and 5D . A topographic image of this particular 
different if one of the metal electrodes is replaced by a junction is shown in FIG . 5E . The surface potential maps for 
semiconductor , such as MoS2 . MoS2 is an n - type semicon - the MoS2 / BTO in FIGS . 5A and 5B distinctly show a 
ductor with the electron charge density of n2d = 1013 cm - 2 . decrease in the contact potential difference ( CPD ) for the 
This electron charge density is much smaller than the surface 45 upward polarization ( in agreement with accumulation of 
charge density due to the BTO polarization ( P / q = 1 . 5x1014 negative charges at the MOS / BTO interface ) in comparison 
cm - 2 ) , which means that the polarization screening by the with the CPD for the downward polarization . A cross 
majority carriers in MoS2 is incomplete and has to be section analysis in FIG . 5F illustrates that the CPD of the 
assisted by the external charges . If polarization in BTO is Mos , flake changes by more than 0 . 2 V upon reversal of the 
switched upward ( toward MoS ) by application of a nega - 50 polarization in BTO . More importantly , the CPD even for 
tive bias , then the positive bound polarization charge would the upward polarization state is positive ( about 0 . 25 V ) 
attract additional negative charge from the tip , which would showing the dominant role of positive charges in the MoS 
lead to further filling of the conduction band in MoS2 with BTO / SRO junctions . 
electrons , thereby completely screening the polarization and The switchable and stable nature of polarization in MoS , 
ensuring its stability . This also enhances the conductivity of 55 BTO / SRO junctions enables their electronic transport char 
n - type MoS2 . In contrast , for the downward polarization , a acteristics . The band diagram in FIG . 4C illustrates that the 
negative bound charge expels electrons from MoS , making ON state corresponds to the downward polarization . The I - V 
it less conductive and making polarization less stable . How characteristics illustrated in FIGS . 6A and 6B show that the 
ever , in terms polarization direction effect on MoS2 conduc - tunneling resistance measured in the junction after applica 
tivity , a completely opposite behavior occurs : a strong PFM 60 tion of a positive bias ( RON ) is much lower than that of the 
signal from the MoS / BTO with the downward polarization junction poled by a negative pulse of - 6 V ( RFF ) . The TER 
provides a stronger metallic behavior of MoS2 than in the value , which has been calculated as TER = ( ROFF - RON ) 
case of MoS / BTO polarized upward , which exhibits a weak Roy , reaches a level of 2500 when the whole area of the 
PFM signal ( see FIGS . 2C and 2E ) . Thus , Mos , behaves as BaTiOz films underneath the Mos , flake is uniformly poled 
a p - type semiconductor . Additionally , field effect measure - 65 ( see FIG . 5A ) . For comparison , in the BTO - based FTJS 
ments in the MoS , / PZT structures also show that MoS , also employing Co as a top electrode and with the same thickness 
exhibited transport properties compatible with p - type con - of the barrier ( 6 u . c . ) , the maximum value of TER is of the 
35 
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order of 200 . Furthermore , a strong time - voltage depen - pattern generator can be used for electron beam lithography 
dence of the switched area when switching occurs from the to pattern electrodes on a MoS2 flake ( see below ) . After 
OFF to the ON state ( i . e . from the upward to the downward exposure , the substrate can be developed ( e . g . , in a methyl 
polarization , see FIG . 3 ) allows tuning of the ON / OFF ratio isobutyl ketone : isopropanol ( 1 : 3 ) ( MIBK : IPA mixture ) for 
by several orders of magnitude by varying the write pulse 5 60 seconds ) , then successively rinsed ( e . g . , with 2 - propanol 
amplitude and duration , thereby adding memristive func and DI water ) and dried with nitrogen gas . An electron beam 
tionality to the MoS - gated BTO junctions . FIG . 6B illus evaporation system ( e . g . , base pressure of - 8x10 - 9 Torr ) 
trates a gradual change in the TER value upon increase in the may be used to evaporate 1 nm of Cr at 0 . 1 Å / s rate , which 
area with downward polarization due to application of the monitored a quartz crystal microbalance . This can be imme positive pulses with increased duration . diately followed by evaporation of 15 nm of Au at 0 . 2 Å / s 
rate . PMMA and excessive metals may be removed ( e . g . , by Example Processes lift - off in acetone for 30 min ) . Finally , the substrate may be 
The following discussion describes example techniques rinsed ( e . g . , with isopropanol and water ) and dried with 
for fabricating a ferroelectric random - access memory struc - 15 nitrogen gas 
ture ( FeRAM ) and / or a ferroelectric random - access memory Electrodes are patterned on the layered transition metal 
FTJ structure , such as the ferroelectric random - access dichalcogenide using electron beam lithography ( Block 
memory structure 100 shown in FIGS . 1A and 1B . FIGS . 7A 216 ) . In implementations , the source electrode 108 and the 
and 7B depict an example process 200 for fabricating the drain electrode 110 can be formed using electron - beam 
ferroelectric random - access memory structure 100 . 20 lithography , which can include scanning a focused beam of 
As shown in FIGS . 7A and 8A through 8G , a transparent electrons to indicate the shapes of the electrodes on a surface 
film is formed ( Block 202 ) . Forming the transparent film can covered with an electron - sensitive film including a resist . 
include placing a layered transition metal dichalcogenide on The electron beam changes the solubility of the resist , 
a substrate ( Block 204 ) , coating the substrate with polym enabling selective removal of either the exposed or non 
ethyl methacrylate ( PMMA ) ( Block 206 ) , and removing the 25 exposed regions of the resist by immersing it in a solvent or 
substrate ( Block 208 ) . In a specific embodiment , MoS2 etchant . In implementations , electron - beam lithography can 
single crystal and p - type silicon wafers ( e . g . , substrate 102 ) be used to form Ti / Au source electrode ( s ) 108 and / or Ti / Au 
covered with 300 + 15 nm thick Sio , can be used to prepare drain electrode ( s ) 110 . 
MoS2 flakes ( e . g . , layered transition metal dichalcogenide 
112 ) . MoS2 flakes can be exfoliated on the surface of a 30 CONCLUSION 
Si / SiO , substrate using an adhesive tape . The Si / SiO , sub 
strate with MoS2 flakes can then covered with a PMMA Although the subject matter has been described in lan 
solution by spin - coating and then air drying . The substrate guage specific to structural features and / or process opera 
can then be placed on the surface of 5 % HF aqueous solution tions , it is to be understood that the subject matter defined in 
for approximately 1 min to etch away and remove the SiO , 35 the appended claims is not necessarily limited to the specific 
layer . The resulting transparent MoS2 / PMMA film can be features or acts described above . Rather , the specific features 
washed by transferring to the surface of deionized ( DI ) and acts described above are disclosed as example forms of 
water for about 5 minutes . Washing of the MoS2 / PMMA implementing the claims . 
film with DI water may be repeated ( e . g . , 3 - 4 times ) . Then , 
the transparent film is placed on a lead zirconium titanate 40 What is claimed is : 
( PZT ) substrate ( Block 210 ) . The transparent MoS2 / PMMA 1 . A ferroelectric random - access memory structure , com 
film can be transferred to a PZT substrate ( e . g . , gate dielec - prising : 
tric substrate 106 ) . After drying in air at room temperature at least one FeFET including 
the PZT substrate can be washed ( e . g . , by hot ( 50° C . ) a substrate ; 
acetone ) to remove the PMMA layer , rinsed with isopropa - 45 a back gate electrode formed on the substrate , the back 
nol and water , and dried with nitrogen gas . gate electrode including a conductive layer ; 
At least one electrode is formed on the lead zirconium a gate dielectric substrate formed on the back gate 
titanate ( PZT ) substrate ( Block 212 ) . In implementations , electrode ; 
the source electrode 108 and the drain electrode 110 can be a source electrode formed on the gate dielectric sub 
formed using electron - beam lithography , which can include 50 strate ; 
scanning a focused beam of electrons to indicate the shapes a drain electrode formed on the gate dielectric sub 
of the electrodes on a surface covered with an electron strate ; and 
sensitive film including a resist . The electron beam changes a bridge disposed on the gate dielectric substrate and 
the solubility of the resist , enabling selective removal of contacting the source electrode and the drain elec 
either the exposed or non - exposed regions of the resist by 55 trode , wherein the bridge consists essentially of a 
immersing it in a solvent or etchant . In implementations , layered transition metal dichalcogenide . 
electron beam lithography can be used to form Ti / Au source 2 . The ferroelectric random - access memory structure of 
electrode ( s ) 108 and / or Ti / Au drain electrode ( s ) 110 . claim 1 , wherein the substrate includes a Si / SiO , substrate . 
As shown in FIGS . 7B and 8A through 8G , an additional 3 . The ferroelectric random - access memory structure of 
process 200 for fabricating a ferroelectric random - access 60 claim 1 , wherein the conductive layer includes a TiO , / Ir 
memory structure 100 is shown . First , a substrate is coated layer . 
with a layered transition metal dichalcogenide ( Block 214 ) . 4 . The ferroelectric random - access memory structure of 
In the specific embodiment shown in FIG . 3 , PMMA can be claim 1 , wherein the gate dielectric substrate includes a lead 
spin - coated on a Si / SiO , or PZT substrate ( e . g . , substrate zirconium titanate ( PZT ) substrate . 
102 ) with MoS2 flakes ( e . g . , at 5000 rpm for 45 seconds ) . 65 5 . The ferroelectric random - access memory structure of 
Then the substrate can be heated ( e . g . , placed on a hotplate claim 1 , wherein the gate dielectric substrate includes a 
at 180° C . for 120 s ) . A scanning electron microscope and a barium titanate substrate . 
US 10 , 163 , 932 B1 
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6 . The ferroelectric random - access memory structure of a layered transition metal dichalcogenide disposed on 
claim 1 , wherein the source electrode includes a titanium the ferroelectric barrier . 
gold ( Ti / Au ) source electrode . 10 . The ferroelectric random - access memory structure of 7 . The ferroelectric random - access memory structure of claim 9 , wherein the substrate includes a Si / SiO2 substrate . claim 1 , wherein the drain electrode includes a titanium gold 5 ( Ti / Au ) drain electrode . 11 . The ferroelectric random - access memory structure of 
8 . The ferroelectric random - access memory structure of emory structure of claim 9 , wherein the ferroelectric barrier includes a lead 
claim 1 , wherein the layered transition metal dichalcogenide zirconium titanate ( PZT ) substrate . 
includes at least one of molybdenum disulfide ( MoS2 ) or 12 . The ferroelectric random - access memory structure of 
tungsten disulfide ( WS ) and wherein the layered transition 10 claim 9 , wherein the ferroelectric barrier includes a barium 
metal dichalcogenide is a monolayer or multilayer . titanate substrate . 
9 . A ferroelectric random - access memory structure , com 13 . The ferroelectric random - access memory structure of prising : claim 9 , further comprising : at least one ferroelectric tunnel junction including 
an adsorbate water layer disposed at a layered transition a substrate ; 
a bottom electrode formed on the substrate ; metal dichalcogenide and ferroelectric barrier inter 
a ferroelectric barrier having a thickness less than 5 face . 
nanometers formed on the bottom electrode ; and * * * * 
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